17

FIG.17 PRIOR ART

STRUCTURAL DIAGRAM ILLUSTRATING DATA PROCESSOR FOR READING MATAFROM A MEMORY MEDIUM OF RELATED ART





FIG.18 PRIOR ART

DIAGRAM ILLUSTRATING A STRUCTURE IN CONTROLLER OF RELATED ART FOR PROCESSING THE SERIAL DATA TRANSFERRED FROM READ CHANNEL UNIT



17

FIG.17 PRIOR ART

STRUCTURAL DIAGRAM ILLUSTRATING DATA PROCESSOR FOR READING DATA FROM A MEMORY MEDIUM OF RELATED ART





FIG.18 PRIOR ART


DIAGRAM ILLUSTRATING A STRUCTURE IN CONTROLLER OF RELATED ART FOR PROCESSING THE SERIAL DATA TRANSFERRED FROM READ CHANNEL UNIT



18

FIG.19 PRIOR ART

DIAGRAM ILLUSTRATING A STRUCTURE IN CONTROLLER OF RELATED ART (IN PARALLEL CONDITION)



18

FIG.19 PRIOR ART

DIAGRAM ILLUSTRATING A STRUCTURE IN CONTROLLER OF RELATED ART (IN PARALLEL CONDITION) MULTIPLIED CLOCK 읩 딥

DEMODULATED DATA